Listing of Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1-26. (Canceled).
- 27. (Original) An interconnect structure, comprising:
- a first conductive layer located in a substrate;

a dielectric layer overlying the first conductive layer and having an opening extending to the first conductive layer; and

a second conductive layer located in the opening and contacting a portion of the first conductive layer, wherein an interface between the first and second conductive layers substantially conforms to a substantially curvilinear profile.

- 28. (Original) The interconnect structure of claim 27 wherein the profile has a depth relative to the substrate of at least 200 Å.
- 29. (Original) The interconnect structure of claim 27 wherein the profile has a depth relative to the substrate ranging between about 300 Å and about 800 Å.
- 30. (Original) The interconnect structure of claim 27 wherein the profile has a depth relative to the substrate ranging between about 500 Å and about 700 Å.
- 31. (Original) The interconnect structure of claim 27 further comprising a diffusion barrier layer interposing the dielectric layer and the second conductive layer.
- 32. (Original) The interconnect structure of claim 27 further comprising a diffusion barrier layer interposing the first and second conductive layers and substantially conforming to the interface profile.
- 33. (Original) The interconnect structure of claim 27 wherein the interface profile is substantially W-shaped.

Docket No. TSMC2003-0343. / 24061.80

Patent Application 10/772,736 Reply to Office Action dated September 20, 2006

34. (Original) The interconnect structure of claim 27 wherein the interface profile includes a peak having a height ranging between about 25% and about 75% of a depth of the interface profile relative to the substrate.

- 35. (Original) The interconnect structure of claim 27 wherein the interface profile includes a peak having a height that is about 50% of a depth of the interface profile relative to the substrate.
- 36. (Original) The interconnect structure of claim 27 wherein the interface profile is substantially concave relative to the substrate.
- 37. (Original) The interconnect structure of claim 27 wherein the interface profile is a shallow-peaked profile including a peak having a height ranging between about 5% and about 25% of a depth of the interface profile relative to the substrate.
- 38. (Original) The interconnect structure of claim 27 wherein the interface profile is a substantially trapezoidal, peaked profile.
- 39. (Original) The interconnect structure of claim 27 wherein the opening is one of a via hole opening and a dual damascene opening.
- 40. (Original) The interconnect structure of claim 27 wherein at least one of the first and second conductive layers comprises one of copper and a copper alloy.

41. (Original) An integrated circuit device, comprising:
a plurality of semiconductor devices coupled to a substrate; and
an interconnect structure coupling ones of the plurality of semiconductor devices, the
interconnect structure including:

a plurality of first conductive layers;

a dielectric layer overlying ones of the plurality of first conductive layers and having a plurality of openings each extending to one of the plurality of first conductive layers; and

a plurality of second conductive layers located in ones of the plurality of openings and each contacting a portion of one of the plurality of first conductive layers, wherein each interface between corresponding ones of the first and second conductive layers substantially conforms to a substantially curvilinear profile.

- 42. (Original) The integrated circuit device of claim 41 wherein the profile has a depth relative to a corresponding one of the plurality of first conductors of at least 200 Å.
- 43. (Original) The integrated circuit device of claim 41 wherein the profile has a depth relative to a corresponding one of the plurality of first conductors ranging between about 300 Å and about 800 Å.
- 44. (Original) The integrated circuit device of claim 41 wherein the profile has a depth relative to a corresponding one of the plurality of first conductors ranging between about 500 Å and about 700 Å.
- 45. (Original) The integrated circuit device of claim 41 wherein the interconnect structure further includes a plurality of diffusion barrier layers each interposing the dielectric layer and one of the plurality of second conductive layers.
- 46. (Original) The integrated circuit device of claim 41 wherein the interconnect structure further includes a plurality of diffusion barrier layers each interposing one of the plurality of first conductive layers and a corresponding one of the plurality of second conductive layers.

Docket No. TSMC2003-0343. / 24061.80 Customer No. 42717

Patent Application 10/772,736 Reply to Office Action dated September 20, 2006

- 47. (Original) The integrated circuit device of claim 41 wherein the profile is substantially W-shaped.
- 48. (Original) The integrated circuit device of claim 41 wherein the profile includes a peak having a height ranging between about 25% and about 75% of a depth of the profile relative to a corresponding one of the plurality of first conductive layers.
- 49. (Original) The integrated circuit device of claim 41 wherein the profile is substantially concave relative to a corresponding one of the plurality of first conductive layers.
- 50. (Original) The integrated circuit device of claim 41 wherein the profile is a shallow-peaked profile including a peak having a height ranging between about 5% and about 25% of a depth of the profile relative to a corresponding one of the plurality of first conductive layers.
- 51. (Original) The integrated circuit device of claim 41 wherein the profile is a substantially trapezoidal, peaked profile.